


EEM 486: Computer Architecture


Lecture 3

Designing Single Cycle Control

The Big Picture: Where are We Now?




An Abstract View of the Implementation




Recap: A Single Cycle Datapath

- We have everything except control signals (underline)



Recap: Meaning of the Control Signals


- nPC_MUX_sel :
 - 0 $\Rightarrow PC \leftarrow PC + 4$
 - 1 $\Rightarrow PC \leftarrow PC + 4 + SignExt(Imm16) \parallel 00$



Lec 3.5


Recap: Meaning of the Control Signals

- $ExtOp$: "zero", "sign"
- $ALUsrc$: 0 $\Rightarrow regB$; 1 $\Rightarrow immed$
- $ALUctr$: "add", "sub", "or"
- $MemWr$: 1 \Rightarrow write memory
- $MemtoReg$: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- $RegDst$: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- $RegWr$: 1 \Rightarrow write register



Lec 3.6

RTL: The Add Instruction



▪ add rd, rs, rt

• mem[PC] Fetch the instruction from memory

• $R[rd] \leftarrow R[rs] + R[rt]$ The actual operation

• $PC \leftarrow PC + 4$ Calculate the next instruction's address


Lec 3.7

Instruction Fetch Unit at the Beginning of Add

▪ Fetch the instruction from Instruction memory:

Instruction \leftarrow mem[PC]


▪ Same for all instructions



Lec 3.8

The Single Cycle Datapath During Add


- $R[rd] \leftarrow R[rs] + R[rt]$



Lec 3.9

Instruction Fetch Unit at the End of Add


- $PC \leftarrow PC + 4$
 - This is the same for all instructions except: Branch and Jump



Lec 3.10


The Single Cycle Datapath During Or Immediate

- $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$



Lec 3.11


The Single Cycle Datapath During Or Immediate



Lec 3.12

The Single Cycle Datapath During Load


- $R[rt] \leftarrow \text{Data Memory} [R[rs] + \text{SignExt}[imm16]]$



Lec 3.13


The Single Cycle Datapath During Store

- $\text{Data Memory} [R[rs] + \text{SignExt}[imm16]] \leftarrow R[rt]$



Lec 3.14


The Single Cycle Datapath During Store



Lec 3.15


The Single Cycle Datapath During Branch

- if $(R[rs] - R[rt] == 0)$ then $Zero \leftarrow 1$; else $Zero \leftarrow 0$




Lec 3.16

Instruction Fetch Unit at the End of Branch



Lec 3.17

Step 4: Given Datapath: RTL -> Control



Lec 3.18

Summary of Control Signals

inst	Register Transfer
ADD	$R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$ <i>ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"</i>
SUB	$R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$ <i>ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"</i>
ORi	$R[rt] \leftarrow R[rs] + \text{zero_ext}(Imm16);$ $PC \leftarrow PC + 4$ <i>ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"</i>
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(Imm16)];$ $PC \leftarrow PC + 4$ <i>ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"</i>
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(Imm16)] \leftarrow R[rt];$ $PC \leftarrow PC + 4$ <i>ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"</i>
BEQ	if ($R[rs] == R[rt]$) then $PC \leftarrow [PC + \text{sign_ext}(Imm16)]$ 00 else $PC \leftarrow PC + 4$ <i>nPC_sel = "Br", ALUctr = "sub"</i>

Lec 3.19


Summary of the Control Signals

	func	10 0000	10 0010	We Don't Care :-)			
See Appendix A	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100
		add	sub	ori	lw	sw	beq
RegDst		1	1	0	0	x	x
ALUSrc		0	0	1	1	1	0
MemtoReg		0	0	0	1	x	x
RegWrite		1	1	1	1	0	0
MemWrite		0	0	0	0	1	0
nPCsel		0	0	0	0	0	1
ExtOp		x	x	0	1	1	x
ALUctr<2:0>		Add	Sub	Or	Add	Add	Sub

Lec 3.20


Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100
	R-type	ori	lw	sw	beq
RegDst	1	0	0	x	x
ALUSrc	0	1	1	1	0
MemtoReg	0	0	1	x	x
RegWrite	1	1	1	0	0
MemWrite	0	0	0	1	0
Branch	0	0	0	0	1
ExtO	x	0	1	1	x
ALUOp<N:0>	"R-type"	Or	Add	Add	Sub



Lec 3.21

Encoding of ALUOp




- In this exercise, ALUOp has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUOp has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, (5) And, and (6) Xor


	R-type	ori	lw	sw	beq
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Sub
ALUOp<2:0>	1 00	0 10	0 00	0 00	0 01

Lec 3.22


Decoding of the "func" Field



	R-type	ori	lw	sw	beq
ALUop (Symbolic)	"R-type"	Or	Add	Add	Sub
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Or
010	Add
110	Subtract
111	Set-on-less-than

Lec 3.23

Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq	func<3:0>	Instruction Op.
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	0000	add
						0010	subtract
						0100	and
						0101	or
						1010	set-on-less-than

ALUop bit<2> bit<1> bit<0>	func bit<3> bit<2> bit<1> bit<0>	ALU Operation	ALUctr bit<2> bit<1> bit<0>
0 0 0	x x x x	Add	0 1 0
0 x 1	x x x x	Subtract	1 1 0
0 1 x	x x x x	Or	0 0 1
1 x x	0 0 0 0	Add	0 1 0
1 x x	0 0 1 0	Subtract	1 1 0
1 x x	0 1 0 0	And	0 0 0
1 x x	0 1 0 1	Or	0 0 1
1 x x	1 0 1 0	Set on <	1 1 1

Lec 3.24

Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\begin{aligned} \text{ALUctr<2>} = & \text{!ALUop<2>} \& \text{ALUop<0>} + \\ & \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \end{aligned}$$

Lec 3.25

Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\begin{aligned} \text{ALUctr<1>} = & \text{!ALUop<2>} \& \text{!ALUop<1>} + \\ & \text{!ALUop<2>} \& \text{ALUop<0>} + \\ & \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>} \end{aligned}$$

Lec 3.26


Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\begin{aligned}
 \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} \\
 &+ \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\
 &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}
 \end{aligned}$$

Lec 3.27

ALU Control Block



$$\text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

$$\text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

$$\begin{aligned}
 \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} + \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\
 &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}
 \end{aligned}$$

Lec 3.28

Step 5: Logic For Each Control Signal

- `nPC_sel` `<= if (OP == BEQ) then "Br" else "+4"`
- `ALUsrc` `<= if (OP == "Rtype") then "regB" else "immed"`
- `ALUctr` `<= if (OP == "Rtype") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"`
- `ExtOp` `<= _____`
- `MemWr` `<= _____`
- `MemtoReg` `<= _____`
- `RegWr:` `<= _____`
- `RegDst:` `<= _____`


Lec 3.29

Step 5: Logic for Each Control Signal

- `nPC_sel` `<= if (OP == BEQ) then "Br" else "+4"`
- `ALUsrc` `<= if (OP == "Rtype") then "regB" else "immed"`
- `ALUctr` `<= if (OP == "Rtype") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"`
- `ExtOp` `<= if (OP == ORi) then "zero" else "sign"`
- `MemWr` `<= (OP == Store)`
- `MemtoReg` `<= (OP == Load)`
- `RegWr:` `<= if ((OP == Store) || (OP == BEQ)) then 0 else 1`
- `RegDst:` `<= if ((OP == Load) || (OP == ORi)) then 0 else 1`

Lec 3.30

"Truth Table" for the Main Control



op	00 0000	00 1101	10 0011	10 1011	00 0100
	R-type	ori	lw	sw	beq
RegDst	1	0	0	x	x
ALUSrc	0	1	1	1	0
MemtoReg	0	0	1	x	x
RegWrite	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>
MemWrite	0	0	0	1	0
nPC_sel	0	0	0	0	1
ExtOp	x	0	1	1	x
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract
ALUop <2>	1	0	0	0	0
ALUop <1>	0	1	0	0	0
ALUop <0>	0	0	0	0	1

Lec 3.31

"Truth Table" for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100
	R-type	ori	lw	sw	beq
RegWrite	1	1	1	0	0

$$\text{RegWrite} = \text{R-type} + \text{ori} + \text{lw}$$

$$= !\text{op}\langle 5 \rangle \& !\text{op}\langle 4 \rangle \& !\text{op}\langle 3 \rangle \& !\text{op}\langle 2 \rangle \& !\text{op}\langle 1 \rangle \& !\text{op}\langle 0 \rangle \quad (\text{R-type})$$


$$+ !\text{op}\langle 5 \rangle \& !\text{op}\langle 4 \rangle \& \text{op}\langle 3 \rangle \& \text{op}\langle 2 \rangle \& !\text{op}\langle 1 \rangle \& \text{op}\langle 0 \rangle \quad (\text{ori})$$

$$+ \text{op}\langle 5 \rangle \& !\text{op}\langle 4 \rangle \& !\text{op}\langle 3 \rangle \& !\text{op}\langle 2 \rangle \& \text{op}\langle 1 \rangle \& \text{op}\langle 0 \rangle \quad (\text{lw})$$




Lec 3.32

PLA Implementation of the Main Control




Putting it All Together: A Single Cycle Processor




Recap: An Abstract View of the Critical Path (Load)

Critical Path (Load Operation) =
 PC's Clk-to-Q +
 Instruction Memory's Access Time +
 Register File's Access Time +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Setup Time for Register File Write +
 Clock Skew



Lec 3.35

Worst Case Timing (Load)



Lec 3.36


Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time for load is much longer than needed for all other instructions

Lec 3.37

Summary

- Single cycle datapath \Rightarrow CPI=1, CCT \Rightarrow long
- 5 steps to design a processor
 - 1. Analyze instruction set \Rightarrow datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- Control is the hard part
- MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates



Lec 3.38